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配置性角度出发设计了低速、全速、高速三种可选模式；2、支持 多 31 个可
配置端点；3、采用了可综合、可移植的 RTL（Register Transfer Level，寄存器
传输级）代码设计规则，同时也开发了可综合的验证测试代码；4、完全由硬件


































USB (Universal Serial Bus) is one of the most pervasive bus standards 
nowadays in consumed electronic devices and peripherals. There are few USB 
ICs designed by local companies at present. Most of them are imported from 
those worldwide IC Corporations, like Cypress and NEC etc. So, to design this 
kind of USB controller IC independently, instead of using the similar products 
aboard, would be of a large potential market and profit. 
 
The purpose of this paper is to design a feasible and reusable USB SIE (Serial 
Interface Engine) IP core, based on FPGA. This IP core handles the standard 
USB transactions. And embedded with a MCU it would provide all the USB 
functionalities. So it has the merits of simple architecture and easy redesign. It 
is similar to some special USB SIE ICs, like PDIUSBD12 from Royal Philips 
Electronics. 
 
Through the simulation and verification, the results show that our SIE core can 
replace the same production imported. The innovations in our design are: 1. 
flexible speed mode configuration, low-speed / full-speed / high-speed; 2. up to 
31 endpoints are available when developing special products; 3. applying RTL 
methodology and also developed verification Test Bench source code; 4. 
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